

N-Channel Enhancement Mode MOSFET

TDM31090

DESCRIPTION



The TDM31090 is the high cell density trenched Nch MOSFETs, which provide excellent RDSON and gate charge for most of the Synchronous Rectification for AC/DC Quick Charger.

GENERAL FEATURES

- RDS(ON) < 8mΩ @ VGS=10V
- RDS(ON) < 10.5mΩ @ VGS=4.5V
- High Power and current handling capability
- Lead free product is available
- Surface Mount Package

Application

- PWM applications
- Load switch
- DC/DC in Telecoms and Industrial
- Hard Switched and High Frequency Circuits

ABSOLUTE MAXIMUM RATINGS($T_A=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current @ Continuous	I_D ($T_C=25^\circ\text{C}$) Note1,5	74	A
	I_D ($T_C=100^\circ\text{C}$) Note1,5	47	A
Pulsed Drain Current	I_{DM} Note2	260	A
Avalanche Current, Single pulse	I_{AS} Note2	31	A
Avalanche Energy, Single pulse	E_{AS} Note3	240	mJ
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	1.5	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$ Note1	50	$^\circ\text{C}/\text{W}$
Total Power Dissipation	P_D ($T_C=25^\circ\text{C}$) Note4	83	W
Maximum Operating Junction Temperature	T_J	150	$^\circ\text{C}$
Storage Temperature Range	T_{STG}	-55 To 150	$^\circ\text{C}$

N-Channel Enhancement Mode MOSFET

TDM31090

ELECTRICAL CHARACTERISTICS ($T_J=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Drain-Source Breakdown Voltage	BV_{DSS}	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_D=250\mu\text{A}$	100	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$\text{V}_{\text{DS}}=80\text{V}, \text{V}_{\text{GS}}=0\text{V}$	-	-	1	μA
Gate-Body Leakage Current	I_{GSS}	$\text{V}_{\text{GS}}=\pm 20\text{V}, \text{V}_{\text{DS}}=0\text{V}$	-	-	± 100	nA
Gate Threshold Voltage	$\text{V}_{\text{GS}(\text{th})}$	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}, \text{I}_D=250\mu\text{A}$	1.4	1.7	2.4	V
Drain-Source On-State Resistance	$\text{R}_{\text{DS}(\text{ON})}$	$\text{V}_{\text{GS}}=10\text{V}, \text{I}_D=20\text{A}$	-	6.5	8	$\text{m}\Omega$
	$\text{R}_{\text{DS}(\text{ON})}$	$\text{V}_{\text{GS}}=4.5\text{V}, \text{I}_D=10\text{A}$	-	8.8	10.5	$\text{m}\Omega$
Forward Transconductance	G_{fs}	$\text{V}_{\text{DS}}=5\text{V}, \text{I}_D=10\text{A}$	-	60	-	S
Gate Resistance	R_{G}	$\text{V}_{\text{GS}}=0\text{V}, \text{V}_{\text{DS}} \text{ Open}, f=1\text{MHz}$	-	1.3	-	Ω
Input Capacitance	C_{iss}	$\text{V}_{\text{DS}}=50\text{V}, \text{V}_{\text{GS}}=0\text{V}, f=1.0\text{MHz}$	-	1876	-	PF
Output Capacitance	C_{oss}		-	348	-	PF
Reverse Transfer Capacitance	C_{rss}		-	5.6	-	PF
Turn-on Delay Time	$\text{t}_{\text{d}(\text{on})}$		-	7	-	ns
Turn-on Rise Time	t_r	$\text{V}_{\text{DD}}=50\text{V}, \text{V}_{\text{GS}}=10\text{V}, \text{R}_{\text{G}}=10\Omega, \text{I}_D=20\text{A}$	-	4	-	ns
Turn-Off Delay Time	$\text{t}_{\text{d}(\text{off})}$		-	20	-	ns
Turn-Off Fall Time	t_f		-	3	-	ns
Total Gate Charge	Q_{g}	$\text{V}_{\text{DS}}=50\text{V}, \text{I}_D=20\text{A}, \text{V}_{\text{GS}}=4.5\text{V}$	-	16	-	nC
Total Gate Charge	Q_{g}	$\text{V}_{\text{DS}}=50\text{V}, \text{I}_D=20\text{A}, \text{V}_{\text{GS}}=10\text{V}$	-	32	-	nC
Gate-Source Charge	Q_{gs}		-	6	-	nC
Gate-Drain Charge	Q_{gd}		-	4	-	nC
Body Diode Reverse Recovery Time	T_{rr}	$\text{I}_{\text{F}}=20\text{A}, \frac{d\text{I}}{dt}=500\text{A}/\mu\text{s}$	-	40	-	ns
Body Diode Reverse Recovery Charge	Q_{rr}		-	160	-	nC
Diode Forward Voltage (Note 2)	V_{SD}	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_S=1\text{A}$	-	-	1.2	V

NOTES:

1. The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
2. The data tested by pulsed, pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
3. The EAS data shows Max. rating. The test condition is $\text{V}_{\text{DD}}=25\text{V}, \text{V}_{\text{GS}}=10\text{V}, L=0.3\text{mH}, I_{\text{AS}}=35\text{A}$
4. The power dissipation is limited by junction temperature
5. The maximum current rating is package limited.

N-Channel Enhancement Mode MOSFET

TDM31090

Typical Operating Characteristics

Fig 1. Typical Output Characteristics




Figure 2. On-Resistance vs. Gate-Source Voltage




Figure 3. On-Resistance vs. Drain Current and Gate Voltage





Figure 4. Normalized On-Resistance vs. Junction Temperature



N-Channel Enhancement Mode MOSFET

TDM31090

Typical Operating Characteristics (Cont.)

Figure 5. Typical Transfer Characteristics




Figure 6. Typical Source-Drain Diode Forward Voltage




Figure 7. Typical Gate-Charge vs. Gate-to-Source Voltage





Figure 8. Typical Capacitance vs. Drain-to-Source Voltage



Typical Operating Characteristics (Cont.)

Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs. Case Temperature






Figure 11. Normalized Maximum Transient Thermal Impedance, Junction-to-Ambient




Package Information

DFN5*6-8 Package



SYMBOL	DFN5x6-8			
	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
A	0.90	1.20	0.035	0.047
B	0.3	0.51	0.012	0.020
C	0.19	0.25	0.007	0.010
D	4.80	5.30	0.189	0.209
D1	4.00	4.40	0.157	0.173
E	5.90	6.20	0.232	0.244
E1	5.50	5.80	0.217	0.228
e	1.27 BSC		0.050 BSC	
F	0.05	0.30	0.002	0.012
F1	0.35	0.75	0.014	0.030
G	0.05	0.30	0.002	0.012
G1	0.35	0.75	0.014	0.030
H	3.34	3.9	0.131	0.154
K	0.762	-	0.03	-

RECOMMENDED LAND PATTERN



UNIT: mm

Note : 1.Dimension D, D1,D2 and E1 do not include mold flash or protrusions.
Mold flash or protrusions shall not exceed 10 mil.

Design Notes